RISC-V processor

A 5-stage pipelined RISC-V processor implemented in SystemVerilog supporting RV64IM instruction set